مجلة لیبیا للعلوم التطبیقیة والتقنیة



# **Optimizing Control Factors for Threshold Voltage and Leakage Current in 32 nm PMOS Transistors with the Taguchi Method**

Husam Elgomati<sup>1</sup>, Haytham Y. Aldughri<sup>2</sup> Information Technology Dept., College of Engineering Technology–Janzour, Tripoli, Libya **[hus\\_7119@yahoo.com](mailto:hus_7119@yahoo.com)**, **helguhri@gmail.com**

*Abstract***—**This study utilizes the Taguchi method to optimize control factors for achieving optimal response characteristics, specifically focusing on the threshold voltage  $(V<sub>th</sub>)$  and leakage current (Ileak) of a PMOS transistor with a gate length of 32 nm. The PMOS transistor design incorporates a high permittivity material (high-k) as the dielectric layer and metal gate materials such as Titanium Dioxide  $(T<sub>io2</sub>)$  and Tungsten Silicide (W<sub>SiX</sub>). The optimization of control factors in PMOS device design is conducted using the Taguchi Orthogonal Array Method, with Signal-to-Noise Ratio (SNR) analysis employing Nominal-the-Best (NTB) SNR for Vth and Smaller-the-Better (STB) SNR for Ileak. Four manufacturing control factors and two noise factors are considered to optimize response characteristics and identify the optimal design parameter combination. The analysis reveals that the Halo implantation tilting angle exerts the most significant influence, with a 55.52% effect on the SNR of Ileak. The study demonstrates that Vth values exhibit minimal variance, with a mean value approximately 0.289 V  $\pm$  12.7%, while Ileak remains below 100 nA/µm, aligning with projections outlined in the International Technology Roadmap for Semiconductors (ITRS)

*Keywords: Index Terms*—32 nm PMOS  $T_{iO2}/W_{Six}$ ; high-k/metal gate; threshold voltage; leakage current; Taguchi **method.**

#### **I. INTRODUCTION**

Incorporating advancements in research and development within the field of complementary metaloxide-semiconductor (CMOS) technology has significantly propelled semiconductor technology growth. While silicon dioxide (S<sub>iO2</sub>) served as a reliable gate dielectric layer for many years, the downscaling of CMOS dimensions into the nanoscale range has led to reductions in gate length and changes in the thickness of the SiO2 gate layer. These alterations can introduce various challenges in CMOS characteristics, such as an increase in gate leakage current that can trigger short channel effects (SCEs) [1]. Consequently, many researchers have started transitioning to high permittivity (high-k) dielectrics as substitutes for SiO2 in CMOS gate structures due to their superior advantages [1, 2]. The International Roadmap for Semiconductor Technology (ITRS) offers valuable insights into device characteristics, serving as a resource for researchers aiming to scale down MOSFET dimensions.

Previously, our research successfully focused on analyzing control factors impacting the threshold voltage (Vth) of a 32 nm gate length PMOS device, acknowledging Vth as a critical parameter influencing CMOS device functionality [3]. This paper extends this work by employing the Taguchi

# **Volume 12 Issue 01 June 2024 ISSN 2958-6119**



Method to investigate both Vth and leakage current (I<sub>leak</sub>) of the device. Given the significance of Vth and Ileak as key physical parameters, various techniques can be employed to optimize the device's profile and characteristics by adjusting fabrication parameters [4]. Vth represents the minimum gate voltage required to establish a channel between the source and drain. As CMOS devices shrink, the channel length between the source and drain decreases, increasing the likelihood of current leakage through the inactive transistor. To enhance Vth, it is essential to minimize Ileak to maximize device performance [5]. Each method aimed at reducing Ileak may potentially induce short channel effects, emphasizing the need for meticulous device scaling to achieve optimal performance.

This paper delves into the optimization of control factors for a PMOS transistor using the L9 Taguchi method, which leverages an orthogonal array to assess all control factors through a limited number of experiments [6]. The methodology involves Signal-to-Noise Ratio (SNR) for analyzing experimental data to identify the most effective parameter combinations efficiently [7]. The experiment incorporates two SNR metrics, namely SNR (NTB) and SNR (STB). SNR (NTB) is utilized to optimize control factors to closely align with a predetermined target or nominal value, focusing on Vth optimization. On the other hand, SNR (STB) is employed to minimize or reduce values effectively, with a particular emphasis on I<sub>leak</sub>. The primary aim of this research is to conform to the ITRS projections for a 32 nm gate length PMOS transistor, targeting a Vth value of approximately  $0.289V \pm 12.7\%$  and minimizing Ileak to below  $100 \text{ nA}/\mu\text{m}$  [10].

مطلة لسا للعلوم التطسقية والتقنية

### **II. MATERIALS AND METHODS**

### **A. Fabrication using TCAD Simulation Tools**

PMOS device was virtually designed with the ATHENA module. The sample was initiated by the production of a P-well based wafer with the dose of boron ions for  $3.75x10^{12}$ . The next step was to produce a thickness of 130 Å Shallow Trench Insulator (STI) consist of Boron Difluoride (BF2) that functioned as the threshold-adjustment implantation. The  $TiO<sub>2</sub>$  was then deposited as the high-k material with 2 nm thickness followed by an etching process to produce a gate length of  $32 \text{ nm}$ . Wsix which is the metal gate material in this research was produced to form metal gate structure [8].

Then, the device was annealed at a temperature of 850 °C while Halo implantation was carried out to obtain optimum performance which indium is implanted with a dose of  $20.45x10^{12}$  ions / cm<sup>2</sup> and 35°

# **Volume 12 Issue 01 June 2024 ISSN 2958-6119**



tilting angle and was varied to obtain the best target value. Spacer structure which located at source and drain regions is then formed. The source-drain implantation process with doses of arsenic and phosphorus ion took place. The following process has been the development of the Borophospho silicate glass layer (BPSG). Then, the wafer was being annealed for 850 °C. The process of compensation implantation by phosphorus dose in order to improve electrical profile was then took place.

To complete the device structure, the metal gate contact is formed by the aluminum layer. At this stage, the simulation design of the 32 nm PMOS device is completed, as illustrated in Figure 1 and Figure 2 which shows the list of material and the doping profile of the device respectively. Finally, the transistor went through to the analysis process on the electrical characteristics using ATLAS simulation tools in term of  $V_{th}$  and  $I_{leak}$  with referring to the prediction of ITRS.



**Figure 1: The PMOS transistor with TiO2/WSix gate structure**



**Figure 2: The doping profile of the PMOS transistor B. The L9 Taguchi Orthogonal Array Method**

The optimizations of the PMOS device can be successful implemented by changing control factor individual. The list of all control factors and noise factors with their levels that involved in the

مجلة لیبیا للعلوم التطبیقیة والتقنیة



experiment are listed in Table 1 and Table 2 respectively. The L9 Taguchi orthogonal array experimental layout can be refers to [11].







مطلة لسبا للعلوم التطبيقية والتقنية

### **III. RESULT AND DISCUSSION**

The control factors were optimized using Taguchi Method and best design will be predicted and verified. The results of V<sub>th</sub> and I<sub>leak</sub> obtained were analyzed in order to determine the optimum control factors for the device.

### *A. Electrical Characteristics of PMOS Transistor*

The electrical characteristic of the designed PMOS transistor is shown in Figure 3 and Figure 4 respectively. Figure 3 shows the graph of Id versus Vd and Figure 4 shows the graph of Id versus Vg.

مجلة لیبیا للعلوم التطبیقیة والتقنیة





#### *B. Vth and Ileak Analysis using Taguchi Method*

The L9 Taguchi method analysis for  $V_{th}$  and Ileak in this experiment consist of a total 36 simulation runs respectively. The completed simulation results for both Vth and Ileak are shown in Table 3 and Table 4 respectively.

Exp.	Threshold Voltage (Volts)			
	$X_1Y_1$	$X_1Y_2$	$X_2Y_1$	$X_2Y_2$
1	0.27584	0.27452	0.27594	0.27462
2	0.24246	0.24132	0.24249	0.24133
3	0.30813	0.30713	0.30855	0.30756
4	0.23408	0.23341	0.23409	0.23343
5	0.28755	0.28620	0.28801	0.28666
6	0.43549	0.43380	0.43568	0.43399
7	0.33013	0.32890	0.33080	0.32958
8	0.30311	0.30185	0.30320	0.30193
9	0.40376	0.40229	0.40380	0.40233

**Table 3** V<sub>th</sub> Value for PMOS Device

مجلة لیبیا للعلوم التطبیقیة والتقنیة

### **Volume 12 Issue 01 June 2024 ISSN 2958-6119**



Exp.	Leakage Current $(nA/\mu m)$				
	$X_1Y_1$	$X_1Y_2$	$X_2Y_1$	$X_2Y_2$	
1	3.74140	3.78127	3.73861	3.77841	
2	5.08231	5.13054	5.08083	5.12903	
3	2.72900	2.75393	2.71674	2.74158	
4	5.97259	6.03354	5.97091	6.03182	
5	3.27597	3.31484	3.26188	3.30061	
6	0.96864	0.97895	0.96759	0.97788	
7	2.21109	2.22659	2.20086	2.21631	
8	2.76319	2.79723	2.76131	2.7953	
9	1.24103	1.25096	1.24068	1.2506	

**Table 4** Ileak Values for PMOS Device

After completed the experiment, the next step was to analyze the control factors that give the most contribution on the device characteristics. One of the processes is to determine the SNR analysis of the experiment. As mention before, the  $V_{th}$  analysis in this experiment is referred to SNR (NTB) where the aim of the analysis is to discover the level of control factors that gives the final result value with closely or same to a target value. In this case, the target value for  $V_{th}$  is 0.289V. While for the Ileak analysis, the SNR of Smaller-the-Better (STB) is best uses where in the best device performance practice, the better device is the device with less Ileak and the best device is 100% performed with zero Ileak. But on a real device, that is impossible to achieve zero Ileak. Therefore there has limitation value for the working device where the maximum accepted of  $I_{\text{leak}}$  value is 100 nA/ $\mu$ m.

For The SNR (NTB),  $\eta_{\text{NTB}}$  can be expressed as [11]:

$$
\eta_{NTB} = 10Log_{10}\left[\frac{\mu^2}{\sigma^2}\right]
$$

where:  $\mu_{NTB}$  = the mean

 $\sigma_{\text{NTB}}$  = the variance.

While the I<sub>leak</sub> of the device is optimized using SNR (STB), η STB can be expressed as:

$$
\eta_{STB} = -10Log_{10}\left[\frac{1}{n}\sum_{i=1}^{n}y_i^2\right]
$$
 (2)

where:  $n =$  number of tests

 $Y_i$  = the experimental value of the I<sub>leak</sub>.

By applying the formula given in Eq.  $(1)$  and Eq.  $(2)$ , the  $\eta$ <sub>STB</sub> and  $\eta$ <sub>NTB</sub> were calculated and given as in Table 5.

> **حقوق الطبع محفوظة LJAST © Copyright لمجلة لیبیا للعلوم التطبیقیة والتقنیة**

## **Volume 12 Issue 01 June 2024 ISSN 2958-6119**



In the SNR analysis, the best performance of control factor combinations is indicating by the experiment that resulted with higher SNR value. Referring to Table 5, the SNR analysis for  $V_{th}$  value shows that row 3 and row 4 gives the highest SNR values of 53.87 dB and 55.71 dB respectively. While for Ileak, the highest SNR values of 180.24 dB and 178.09 dB were obtained for row 6 and row 9 respectively. These values indicate that the control factor combinations give the best insensitivity for the response characteristics. As reminder, for the orthogonal experiment, the effect of each control factor on the SNR at each experiment can be separated out. The SNR for each level of the control factors is summarized in Table 6 and Table 7 both for the V<sub>th</sub> and the Ileak.

### *C. Analysis of Variance (ANOVA)*

In the Analysis of Variance (ANOVA), the priority of the control factors with respect to the  $V_{th}$  and Ileak were examined to define the accuracy of the optimum combinations. It also can be used to investigate the percentage of contribution in the performance characteristics influenced by control factors. The result of ANOVA for SNR (NTB) and SNR (STB) can be obtained in Table 8. The percentage of factor effect on SNR indicates the priority of a control factor to minimize variation. The high percentage of a factor effect on both characteristics means it has the most influence on the stability of the device [5, 12].

Based on Table 8, it shows that for Factor A which is Halo implantation dose, the factor effect percentage for I<sub>leak</sub> is higher (21.50%) than that obtained for the V<sub>th</sub> (8.97%) analysis. While the Halo implantation tilting angle (Factor B) has the greatest effect on the Ileak with 55.52% compared to the Vth (32.75%) and can be considered as the dominant factor. Factor C (oxide growth annealing temperature) affects the V<sub>th</sub> with a value of 17.41% more than the I<sub>leak</sub> (10.15%). Last but not least, for the Factor D (metal gate annealing temperature), the control factor influenced more in  $V_{th}$  compare to Ileak. Therefore, referring to Table 6 and Table 7, the level values with the highest SNR are selected to be the best settings for the 32 nm PMOS device which is A<sub>3</sub> B<sub>2</sub> C<sub>2</sub> D<sub>3</sub>. Their best setting of control factor values is shown in Table 9.

#### **Table 5**

SNR Analysis

$$
Exp \t\t SNR (dB)
$$

### مجلة لیبیا للعلوم التطبیقیة والتقنیة

## **Volume 12 Issue 01 June 2024 ISSN 2958-6119**





# **Table 6**

SNR (NTB) for  $V<sub>TH</sub>$ 

	SNR NTB (Mean), dB			
Factor	Level 1	Level	Level 3	
A	52.09	53.17	52.69	
B	53.01	51.48	53.44	
$\mathcal{C}$	52.12	53.51	52.31	
D	51.84	52.14	53.97	
Table 7				
	SNR (STB) for ILEAK			
Factor		SNR STB (Mean), dB		
	Level 1	Level 2	Level 3	
A	168.53	171.44	174.10	
В	168.68	176.53	168.87	
$\subset$	173.28	169.45	171.34	
	172.08	173.06	168.94	

#### **Table 8** Result of ANOVA

Factor	Factor Effect on SNR (NTB) Factor Effect on SNR (STB)	
	$\frac{1}{2}$	$\%$
	8.97	21.50
В	32.75	55.52
	17.41	10.15
	10.87	12.83

**Table 9** Best Setting of the Control Factors



**حقوق الطبع محفوظة LJAST © Copyright لمجلة لیبیا للعلوم التطبیقیة والتقنیة**

89

مجلة لیبیا للعلوم التطبیقیة والتقنیة

**Volume 12 Issue 01 June 2024 ISSN 2958-6119**







These final control factors were then simulated with different parametric values of the noise factors to get the optimal result of  $V_{th}$  and I<sub>leak</sub> as noted in Table 10. Finally, the control factor combination of A<sub>3</sub> B<sub>2</sub> C<sub>2</sub> D<sub>3</sub> X<sub>1</sub> Y<sub>2</sub> shows the best combination where the V<sub>th</sub> value of 0.3014V resulted the closest value to the ITRS prediction by 4.29% (ITRS range:  $\pm$ 12.7%), and in the same time I<sub>leak</sub> resulted with almost 97% away and lower from maximum value as predicted from ITRS. Well said, both these values are in line with the ITRS predictions. As a result, Taguchi Method is proven to be a capable method to predict the optimum solution in obtaining the optimal fabrication recipe for a 32 nm  $TiO<sub>2</sub>/WSi<sub>x</sub>$  planar PMOS with compliant  $V<sub>th</sub>$  and I<sub>leak</sub> values.

#### **IV. CONCLUSION**

As a conclusion, the best fabrication control factor settings for a 32nm TiO2/WSi<sub>x</sub> planar PMOS transistor using Taguchi method was successfully achieved. The Halo tilting angle has been identified to be the dominant factor in determining the value of both the  $V_{th}$  and the Ileak. The parametric combination of the process factors which include noise factors have resulted in the successful development of the nanoscale PMOS device with the combination of control factor A<sub>3</sub> B<sub>2</sub> C<sub>2</sub> D<sub>3</sub> X<sub>1</sub> Y<sub>2</sub> was the best combination in order to achieve the best Vth which closest to the nominal value and minimum Ileak where these values comply with the specifications given in ITRS and these values also reported by another researcher [11, 12].

Our future work involves developing the device using more fabrication's process parameters. We will also optimize both the  $V_{th}$  and the turn-on/turn-off current for the 32nm gate length PMOS device using extended Taguchi's method in the future.

### **REFERENCES**

[1] M. Salmani-Jelodar, H. Ilatikhameneh, S. Kim, K. Ng, and G. Klimeck, "Optimum High-k Oxide for the Best Performance of Ultra-scaled Double-Gate MOSFETs," *IEEE Trans. Nanotechnol.*,

مجلة لیبیا للعلوم التطبیقیة والتقنیة



vol. 13, pp. 1–5, 2015.

- [2] H. Wong and H. Iwai, "On the scaling of subnanometer EOT gate dielectrics for ultimate nano CMOS technology," *Microelectron. Eng.*, vol. 138, pp. 57–76, Apr. 2015.
- [3] A. H. Afifah Maheran, P. S. Menon, I. Ahmad, and S. Shaari, "Application of Taguchi Method in Designing a 32nm High-k/Metal Gate PMOS Transistor," *Adv. Mater. Res.*, vol. 925, pp. 514– 518, 2014.
- [4] N. Mohammad, F. Salehuddin, H. A. Elgomati, I. Ahmad, N. A. A. Rahman, M. Mansor, Z. Mansor, K. E. Kaharudin, A. S. M. Zain, and N. Z. Haron, "Characterization & Optimization of 32nm P-Channel MOSFET Device," *J. Telecommun. Electron. Comput. Eng.*, vol. 5, no. 2, pp. 49–54, 2013.
- [5] H. A. Elgomati, B. Y. Majlis, F. Salehuddin, I. Ahmad, and A. Zaharim, "Optimizing 35nm PMOS devices Vth and Ileak by controlling active area and Halo implantation dosage," in *IEEE Regional Symposium on Micro and Nano Electronics (RSM2011)*, 2011, pp. 286–290.
- [6] N. F. Z. A, I. Ahmad, P. J. Ker, S. M. Y, M. F. R, S. K. Mah, and P. S. Menon, "Process Parameters Optimization of 14nm p-Type MOSFET using 2-D Analytical Modeling," *J. Telecommun. Electron. Comput. Eng.*, vol. 8, no. 4, pp. 97–100, 2013.
- [7] F. Salehuddin, I. Ahmad, F. A. Hamid, and A. Zaharim, "Impact of different dose and angle in HALO structure for 45nm PMOS device," *Adv. Mater. Res.*, vol. 383–390, pp. 6827–6833, Nov. 2012.
- [8] A. H. Afifah Maheran, P. S. Menon, I. Ahmad, and S. Shaari, "Effect of Halo structure variations on the threshold voltage of a 32nm gate length PMOS transistor," *Mater. Sci. Semicond. Process.*, vol. 17, pp. 155–161, Jan. 2014.
- [9] A. H. Afifah Maheran, P. S. Menon, I. Ahmad, F. Salehuddin, and A. S. M. Zain, "Process Parameter Optimisation for Minimum Leakage Current in a 32nm p-type MOSFET using Taguchi Method," *J. Telecommun. Electron. Comput. Eng.*, vol. 8, no. 9, pp. 19–23, 2016.
- [10] ITRS, "ITRS Report," *www.ITRS2012.net*, 2012. .
- [11] M. S. Phadke, *Quality engineering using robust design*. Pearson Education Inc. And Dorling Kindersley Publishing Inc. India., 2008.
- [12] S. Ghosh, P. Sahoo, and Goutam Sutradhar, "Friction performance of Al-10%SiCp reinforce metal matrix composite using Taguchi method," *ISRN Tribol.*, vol. 2013, pp. 1–9, 2013.
- [13] A. Khakifirooz and D. A. Antoniadis, "MOSFET performance scaling Part II: Future directions," *IEEE Trans. Electron Devices*, vol. 55, no. 6, pp. 1401–1408, 2008.
- [14] T. Baldauf, A. Wei, R. Illgen, S. Flachowsky, T. Herrmann, T. Feudel, Ho, x, J. Ntschel, M. Horstmann, W. Klix, and R. Stenzel, "Simulation and optimization of Tri-gates in a 32 nm hybrid Tri-gate/planar process," in *12th International Conference on Ultimate Integration on Silicon*, 2011, **pp.** 1–4